Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

NIOS2 with 8Bit devices on tristate bridge

Outside the fpga is a multiplexed 8 bit device bus with shared 8-bit data 20-bit adr nRD nWR and a couple of not shared nCS and a nINT to each device like LAN chip, Profibuschip, NVRAM, R...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

Maybe it is the problem about native addressing v.s. dynimic addressing. Please take a loot at the latest avalon specification at the "bottom" page.