fa_fpga_enthusiastOccasional Contributor1 year agoNios V Hardware Interrupt Limitations Hello, Based on the Nios V Processor Reference Manual and AN 978 Nios V Processor Migration Guidelines, Nios V supports only 16 hardware interrupts, whereas Nios II supports 32. Additionally, the Ex...Show More
tehjingy_AlteraRegular Contributor1 year agoHi Do you still have any follow up question for this case?RegardsJingyang, Teh
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails