Altera_ForumHonored Contributor16 years agoNios not responds, then FAILs, then pauses intro: I am trying to instantiate a Nios II system on a Stratix I FPGA. The Nios takes in as input a clk and a reset signal, and outputs various signals through PIO. I am using on-chip memory to s...Show More
Altera_ForumHonored Contributor16 years agorest for SOPC Builder is reset_n and is active low. your reset is inverted. --dalon
Recent DiscussionsDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS V: Systick based timeouts not available when using internal timerSolvedAshling RISC Free IDE fails to download ELF fileNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)