Nios II/f performance on Cyclone IV E

I'd guess at either code optimisation level or cache thrashing.

The Altera figure might be for tightly coupled memory (no cache line reads at all).

The other possibility is the type of multiplier used - Altera won't let you throw large numbers of logic gates into a fast multiplier!