Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Nios II with on-chip Dual port ram between Nios and External DSP

Hello, I'd like to implement a dual port ram using on chip memory, with one side connected to the Avalon bus and other connected to an external DSP. Not sure where to get started; I can not se...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

If the clocks are different you'll get 'random' data if a read and write to the same location happen 'at the same time' (probably with any overlap between the two clock cycles).

You'll need to ensure that this doesn't happen, or that the read values don't matter.