NIOS II SPI

Question

I have some problems using NIOS II SPI pheriperal on a CYCLONE FPGA.

It seems that the SCLK signal is driven only for the size of word I've configured

in the SOPC builder, while it should be driven for the time the chip select (SS_n)

signal is asserted.

Did anyone experience my same problem ? How can I workaround it ?

Best Regards

/Alessandro Strazzero

altera_forum · Answer

- that&amp;#39;s the normal way spi works - there is one clock cycle on SCLK for every data bit shifted out - SCLK is independent of SS_n  see e.g. http://www.maxim-ic.com/appnotes.cfm?appnote_number=802 (http://www.maxim-ic.com/appnotes.cfm?appnote_number=802)

Forum Discussion

NIOS II SPI

1 Reply

Recent Discussions

How to reduce ROM/RAM requirements for a NIOSV Compact CPU Platform?

How to use SDRAM IP core on Agilex 3?

eCoS OS throws execption when freeing memory

Error creating Nios II Application and BSP from Template

Created Free NIOSV IP evaluation license but did not get any license file by email?