Michael-CNew Contributor2 years agoNios-II Resets with PIO command I am developing an application using the Nios-II embedded CPU. It utilizes multiple PIO ports, configured as inputs and outputs. I have one in particular that is being very troublesome. Everytime I w...Show More
wwanalim_intelContributor2 years agoHi,Thank you for the reply.Give me some time to take a look on the design.
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails