Nios II reset_n pulse requirements

I am creating logic in my FPGA that can reset the Nios II processor. How long does the low pulse on reset_n have to be and is there anything else I should know? I will have a Nios II processor, sev...