Forum Discussion

Honored Contributor

16 years ago

Nios II IDE v9.0 unexpected behavior

I am facing a strange behavior when using Nios II IDE! I tried to re-use previous projects of mine (which had been built successfully), but this time a still problem occurs. when building such pr...

Altera_Forum

Honored Contributor

16 years ago

Can you open the file c:\altera\90\ip\altera\sopc_builder_ip\altera_avalon_sgdma\HAL\src\altera_avalon_sgdma.c and look at lines 205-207?

Here is what I have:

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

I don't see any macro expansion that would cause the label DC_FIFO_0_IN_CSR_BASE to be used... Are you sure this file hasn't been modified?

Forum Discussion

Nios II IDE v9.0 unexpected behavior

Recent Discussions

NIOS-V QSYS Warning Properties (associatedClock) have been set on

DK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails

Where is FreeRTOS-Plus-TCP Design

NIOS V: Systick based timeouts not available when using internal timer

Ashling RISC Free IDE fails to download ELF file