Forum Discussion
Altera_Forum
Honored Contributor
13 years agoSeveral ideas:[list][*]the address mapping changed and the software you compiled is still using the old address map that is no longer valid
[*]your new peripherals are using a clock that isn't running and this locks the Avalon bus [*]the new compiled FPGA project doesn't meet timing requirements[/list]