Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Nios II Gen2 core error

I just migrated my nios II to Nios II Gen2 core. I got a error as below. i tried to set instruction and data cache size to none. still give same error. /HAL/src/alt_remap_uncached.c:52: warning...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Hi,

kind of hijacking that thread.

I just hit the same phenomena after Quartus 14.1 proposed me to upgrade to the Gen2 core. I have a design with 2 Nios and some DMA cores that all communicate via DPRam using - of course - uncached access. While implementing the software I stuck to the alt_remap_uncached function, as somewhere in documentation this was suggested (in case the underlying hardware mechanism is changed, it would provide an abstraction. Didn't work tooo well...).

So what is the proper way to access an area of uncached memory with den Gen2 core? I searched the web and couldn't find any information on that. Just that one: http://www.altera.com/support/kdb/solutions/rd07072014_334.html, but no proper way is shown.

Thanks!