--- Quote Start ---
Hi All,
I have 8-bit CFI Flash interface on my board.
I got error ..
# Programming flash with the datafile
"$SOPC_KIT_NIOS2/bin/nios2-flash-programmer" --base=0x02800000 "test.flash"
Using cable "USB-Blaster [USB-0]", device 1, instance 0x00
Resetting and pausing target processor: OK
: Checksumming existing contents
Checksums took 0.0s
Erase not required
00000000 ( 0%): Programming
Program failed at offset E
Leaving target processor paused
Is there any solutions ?
Regards,
Hardik Sheth
--- Quote End ---
I had a similar problem and had to delay the control signals (to the FLASH) before they left the FPGA. I used a DFF and delayed the signals: read_n, write_n and select_n by one clock cycle.
I found that the address lines were not stable by the time the control signals went active - that is why I delay them.
I let them do inactive asynchronously by connecting the 'D' input of the flip flop to the 'preset' input through an inverter (not gate).
Honored Contributor
