Nios II dual core lock step mode

Question

Working on an automotive application that requires functional safety (ASIL-D) that will run on a Max10 device.  Many of the Max10 top-level documents indicate there is a "dual core lockstep mode" but I am not able to find any documents, tutorials, or other reference material to support this mode.
Can anyone confirm that "dual core lockstep" actually exists?  
Does anyone have links that could help me setup this mode?
Best regards,
-Tom Flint

ericmunyew_c_intel · Answer

Hi, TomThere is dual Nios lockstep available.Do you already have the Lockstep IP ? It is available to you if you have purchased the FSDP (functional safety data pack).

ericmunyew_c_intel · Answer

Hi, TomYou can find more info about Intel dual Nios II lockstep at: https://www.intel.com/content/www/us/en/industrial-automation/programmable/applications/automation/functional-safety.html

drtomflint · Answer

Six Weeks?
I ask this question and it takes SIX WEEKS for intel to say, "it exists, we hide it in the functional data safety package, that will be 5000 bucks please".
Moving at internet speed I see.

Forum Discussion

Nios II dual core lock step mode

3 Replies

Recent Discussions

Nios-V on Cyclone IV

Nios II IDE File Name too long error

No valid license for Nios processor

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info