Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

Nios II core minimal frequency?

Hi, are there any constrains for system clock. I'm interested in lower freq. than default value 50MHz. When I tried lower freq. (1MHz ! ) JTAG UART terminal was not correct. Is N...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

The processor clock must be running at at least 4 times the JTAG clock rate for the JTAG debug core to work correctly. USB-Blaster runs tck at just less than 10MHz so you should ensure your CPU clock is at least 40MHz.