JBlec2Occasional Contributor6 years agoNios II Code comparing with Hardware Code Hi , i have a little Algorithm written for my NIOS II . And it works . I recently tested it. Now i want to implement this algorithm on my FPGA with system Verilog and also compare the speed. So first...Show Moreforum frage.png26 KB
MEIYAN_L_IntelFrequent Contributor6 years agoHi,It is glad to hear that the document is helpful for you.Thanks
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails