Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Nios crashes when reading from the DDR2

Hi, I'm trying to setup the DDR2 as a frame buffer for streaming to a display. Currently, I am able to write and read pixels to and from the off-chip DDR2 and communicate with custom ha...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Try something just for fun. Disable the clock-crossing bridge and replace it instead with a pipeline bridge. Make the pipeline bridge use the DDR2 system clock for it's clock domain. SoPC builder will create a clock crossing adapter when you generate the system but we just want to see if it's working.

Also, are you sure you have your reset to the DDR2 controller properly connected?

Jake