Forum Discussion
Altera_Forum
Honored Contributor
12 years agoThe nios cpu come out of reset with the rest of the fpga image (maybe the sopc part).
You can expose the nios's soft reset signals and drive them from some suitable logic to delay the start of execution. Depending on how you are loading the code, you may need one of the cpus to start running after reset.