Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

nios address problem

hi everyone! i am new to altra and nios II, recently i am trying to study altra fpga and nios II, i meet one serious problem and i need some help i add 3 my ip in the Qsys, seg7(to drive t...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

While it uses byte addressing, Nios master is 32bit wide and will access MM slaves with 32bit R/W.

Then your base addresses must be aligned to multiple of 4, otherwise overlaps or data misalignment occur.

Change base addresses to 0x11050 , 0x11054 and 0x11058

--- Quote End ---

hi, thanks for the help!

i think that is the reason!

but when i use "system=>Assign Base Address", why the Qsys did not recongnize the width of the bus?

why the Qsys did not assign the adress correctly?