Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Nios® System

Forum Discussion

praveenkumar's avatar
praveenkumar
Icon for Occasional Contributor rankOccasional Contributor
5 years ago

nios 2 dma with uart

can i transmit using uart and receive through dma in nios 2 embedded design any one help me with this

1 Reply

  • EricMunYew_C_Intel's avatar
    EricMunYew_C_Intel
    Icon for Frequent Contributor rankFrequent Contributor
    5 years ago

    you may refer to below:

    https://community.intel.com/t5/FPGA-Wiki/Modular-SGDMA/ta-p/735445


Recent Discussions

  • bbT's avatar
    FPGA Community Enqueries
    3 days ago
    bbT
  • dim1's avatar
    LPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 Pro
    3 days ago
    dim1
  • JoshuaWillson's avatar
    Multiple NIOS V Implementation
    Solved
    5 days ago
    JoshuaWillson
  • ashutoshsriram's avatar
    not able to use multiple niosV cores at the same time
    5 days ago
    ashutoshsriram
  • relsaar_design's avatar
    Nios V/m JTAG run‑control HALT fails — Debug Module healthy, hart never halts
    6 days ago
    relsaar_design
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo