Forum Discussion
Altera_Forum
Honored Contributor
10 years agoHi DSL,
So, You have assigned your DMA control to one of your internal memory section which is in any BAR Region in your FPGA Design and you are accessing data through read/write operation from that memory region through DMA Interface. Please let me know if i am wrong. Regards, Ritesh Prajapati