Forum Discussion
Altera_Forum
Honored Contributor
20 years ago --- Quote Start --- originally posted by mike desimone@Oct 21 2005, 11:24 AM you need one mutex per subsystem you wish to control access to. by "subsystem," i mean any set of peripherals which work together. it could be a single register, or a memory block, some uarts, or whatever.
--- quote start ---
originally posted by prasad_forums@oct 21 2005, 07:54 am
means i want to have single mutex control for all the memories shared by the processors[/b] --- Quote End --- There you go; one mutex. This means that only one CPU can access any of the memories at a single time. Bear in mind that the Avalon Bus Module knows nothing of your mutexes. It's not going to put a CPU into wait states if that CPU decides to skip the mutex and use the memory directly. <div align='right'><{post_snapback}> (index.php?act=findpost&pid=10514)</div> [/b] --- Quote End --- Hi Mike, so in that case i need to have multiple mutexes suppose i want to have sram and sdram being shared. in that case if i have 2 mutexes and i can use them independently .i.e i can write into sram from cpu0 using one mutex and also into sdram using cpu1 concurrently .they can go independently. correct me if i am wrong.then how to take care which mutex corresponds to which shared resource????is it hardware or software. i mean ask that how to throw mutex and lock the particular memory only? regards prasad