Forum Discussion
Altera_Forum
Honored Contributor
15 years agoOr expose the soft reset lines for processors 2 and 3 to some Avalon slave IO, asserting reset when the sopc is reset.
The code that loads on processor 1 can then copy the code+data for the other processors and then release the soft resets.