Altera_ForumHonored Contributor21 years agoMultiple Clocks to on board compoents I am working on a design (on the Stratix Professional Board) that utilizes the on-board SDRAM and the Lancelot VGA DAC I attached on. Currently, the design is configured at 50Mhz. The SDRAM (U57) mus...Show More
Altera_ForumHonored Contributor21 years agoYou should to change video_clk into pll to 25 MHz, but not clk of DAC.
Recent DiscussionsNiosV and juart-terminalNios V licenseNIOS does not start after SW download (timing issue?)DK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsAshling RISC Free IDE fails to download ELF file