Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Multiple-Clock Domain with 2 Nios?

Hello, I tried the new multiple-clock domain feature (Quartus 4.2, Nios1.1) with a Cyclone evaluation board. One Nios should boot from flash and run out of SDRAM, the other Nios should also b...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

If I have a multi processor system, I MUST have two projects in the IDE and I expect that the flash-programmer is so intelligent that it erases only the necessary parts of the flash.... if not, probably I can use the "Program a file into flash" feature to store the software for the second Nios.

But until now I just tried to get the first Nios project to run.... and failed.

The only interaction between the both CPUs is the flash during booting and a fifo in-between for data transfers from one to the other.

What I started today is porting the design to a StratixII eval board, there I can run the whole design with 75 MHz and must not care about the multi clock feature. Sure this will not solve the booting issue (if it is one)...