MRAM for cache with multi-NIOSII build

I'm trying to project the maximum number of NIOS processors that I can put in various Stratix / Stratix II FPGAs for various instruction and data cache sizes. I'm assuming that the best wa...