Mixing Verilog and VHDL

I have to connect logic written in Verilog with logic written in VHDL. I've tried with Quartus 4.1. here is the code of the Verilog file: dsp_dummy dsp_dummy_inst ( .clock ( cl...