Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

memory-to-memory sgdma problem

Hello, I am testing the sgdma core by copy data from one on-chip-memory buffer to the other. However, I met a confusing problem that the actual_transfered_bytes is always zero. Can anybody he...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

The m_read/m_write master ports must be connected to the memories you want to read from/write to.

The csr slave port must be connected to the CPU data master

The descriptor_read/write master ports must be connected to the memory that holds the descriptor (usually the RAM that holds the .data section or the heap memory, depending on your code).