Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Maximum ethernet speed available with NiosII + Linux

Hello, I plane to built a system with a niosII mmu and linux on an Cyclone III device. I will use an IP ethernet core with an dp83848 phy. I need to use ethernet TCP communication. What is t...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

The iniche stack does provide a zero copy interface.

We DMA from and adc data directly into a zero copy buffer and DMA straight out. We also use a HDL checksum component. The final improvement for us would be to do the checksum as the data is DMA'd to the TSE. It would be nice if this was an option in the TSE controller when its in store and forward mode (I'm not aware that it is).

We get away with the processor having to do very little in the way of accessing the tcp packets.