Forum Discussion
Altera_Forum
Honored Contributor
20 years agoMax clock frequency
Hi We have a design which is more or less based on the Stratix II dev. kit from Altera (same memory and Ethernet chips etc) The NIOS clock freq. is set to 50.0 MHz just as in the dev. kit....
Altera_Forum
Honored Contributor
20 years agoHard to say,
This depends mostly on the number of peripherals connected to the Avalon bus. For every peripheral, an entrie is added to the input mux from the connected master. The larger the mux grow, the slower it gets. You can have a look at the compilation report in the timing analyzer entry. If it says for example 73.5MHz, try with 80Mc as clock source. The compiling process will do more effort then to try to meet the timing requirements.