DR123New Contributor6 years agoMAX 10 EMIF DDR3 low transfer rate Hi, I’m working with a MAX 10 device (DECA development board) to transfer data from a FIFO to the DDR3. I’m using a Scatter Gather DMA and a EMIF DDR3 controller to transfer the data. The DMA works ...Show MoreSignalTap.PNG21 KB
DR123New Contributor6 years agoSorry in the last sentence is "avl_ready is high" and not "avl_ready is low".
Recent DiscussionsDebug Know-How: Ashling RiscV NIOS V debug using Command LineAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGAUniversity Program IP for NiosVNios-V on Cyclone IV