DR123New Contributor6 years agoMAX 10 EMIF DDR3 low transfer rate Hi, I’m working with a MAX 10 device (DECA development board) to transfer data from a FIFO to the DDR3. I’m using a Scatter Gather DMA and a EMIF DDR3 controller to transfer the data. The DMA works ...Show MoreSignalTap.PNG21 KB
DR123New Contributor6 years agoSorry in the last sentence is "avl_ready is high" and not "avl_ready is low".
Recent DiscussionsLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProMultiple NIOS V ImplementationSolvednot able to use multiple niosV cores at the same timeNios V/m JTAG run‑control HALT fails — Debug Module healthy, hart never haltsSysID Timestamp