Altera_ForumHonored Contributor14 years agoMake Error: multiple target patterns Hi, I've got a make error which I do not understand as I'm not a big make expert. (I'm using the 11.1 tools and my bsp is generated by QSys). The error says exactly: make: *** multiple tar...Show More
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails