Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Lots of warnings during VHDL compilation

Hi, as I am compiling a simple design, containing a Nios-II processor, the Quartus-II VHDL compiler spews quite some warning messages. A snippet: info: running quartus ii analysis & synthe...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Yes, it is normal, NiosII gives a lot of warnings like those you've mentioned. My opinion is that they are useful for user logic, but I don't see the point in displaying them for proven/tested code like NiosII which a user doesn't even have source-code access to. Some options to enable/disable different warning levels would be nice to have.