Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Lots of warnings during VHDL compilation

Hi, as I am compiling a simple design, containing a Nios-II processor, the Quartus-II VHDL compiler spews quite some warning messages. A snippet: info: running quartus ii analysis & synthe...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

A lot of the time you get warnings saying buses being truncated and other messages of the sorts. I basically turn on my blinders for warnings like that since those are just telling you things are optimized out that are not necessary. In short I wouldn't worry about it unless your design doesn't work.