Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

JTAG UART dyslexia

Hi All, I made a very small design and I got some problem with the JTAG UART terminal output. I compiled a simple "Hello world" and everything works fine excepted that JTAG UART is "dyslexic" : i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

--- Quote Start ---

originally posted by slacker@Feb 1 2007, 06:57 AM

yes.... the sopc builder system clock has to be greater than twice the maximum jtag clock. depending on what download cable you're using, you might see up to 10mhz on the jtag clock.

- slacker

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=21112)

--- quote end ---

--- Quote End ---

Brilliant http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/tongue.gif

Works fine at 25 MHz now. Thx