Forum Discussion

New Contributor

6 years ago

JTAG pin sharing with NIOS

hi all, I have a max10 board, on which the JTAG pins should be used as normal IO. I found that, if a NIOS subsystem is initiated in my design, the fitter would complain about pin assignment confilic...

AnandRaj_S_Intel

Regular Contributor

6 years ago

Hi Chao,

Enable JTAG pin sharing also read about JTAGEN

Please refer below link session 3.1 for Dual-Purpose Configuration Pins.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf

Also please share below information.

Can you post the pin assignment conflict message?
Which Development Kit are you using?
Quartus tool version used?

Regards

Anand

Forum Discussion

JTAG pin sharing with NIOS

Recent Discussions

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"

University Program IP for NiosV

Nios-V on Cyclone IV

Nios II IDE File Name too long error