Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

JPEG core with NiosII

Hi Every body i am working on project : JPEG core on FPGA Probably i will use NiosII development kit with STRATIX board and i will iterface the JPEG core with the NiosII as a new component so i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

Hi BadOmen.Sorry for another contact, but i really need some hurry advices for creating my project for thesis.

Well, do you think that using dma Altera block in SOPC, is it possible to have a good transfer? At the moment i'm using an interface for external camera with a FIFO inside(all in VHDL).Then i've thought that DMA is the right way for transfer.

If i set the DMA interrupt so that it will create an interrupt when a number of byte (for example as much as is a CIF frame) arrive,should it function?

Have you some examples or suggests from your experience?

thank you