Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

JPEG core with NiosII

Hi Every body i am working on project : JPEG core on FPGA Probably i will use NiosII development kit with STRATIX board and i will iterface the JPEG core with the NiosII as a new component so i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

Sorry...in the post before..the VHDL of DMA it's NOT understandable for me.

And last thing..i've tried to use PIO as i said you. I can't catch the Pixel clock signal that it's the fastest and i can't catch data.So probably PIOs are ko.

Bye

Paolo