Forum Discussion
Altera_Forum
Honored Contributor
19 years agoJPEG core with NiosII
Hi Every body i am working on project : JPEG core on FPGA Probably i will use NiosII development kit with STRATIX board and i will iterface the JPEG core with the NiosII as a new component so i...
Altera_Forum
Honored Contributor
19 years ago --- Quote Start --- originally posted by melomane@Dec 26 2006, 08:37 AM thanks for the information it's very important for me
but sorry i still have a question : how can i display the image in format jpeg after compressing it with my own jpeg compressor?
<div align='right'><{post_snapback}> (index.php?act=findpost&pid=20216)
--- quote end ---
--- Quote End --- Somehow transfer it to a PC. A flash card, a serial link. I'm currently working on a JPEG decoder, based on the reference implementation of the Indepedant JPEG Group. I'm developing a few specific hardware accelerators; I have found that memory bandwidth is a major bottleneck (I also have a LCD controller that takes up quite some bandwidth http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/sad.gif ) For example, my hardware Avalon MM IDCT core takes only 20 or so clock cycles to compute a full 8x8 IDCT including dequantization/descaling/rounding/clamping, but just transferring the coefficients and the resulting pixels components takes many more cycles (195 cycles just to load 64 coefficients in 32 writes (no looping), with a tightly coupled instruction and data memory). In the software version, these transfers took only a small percentage of the total computation time, but now it has become a major bottleneck. (I already have devised another way to speed this up). Now I have sped up the IDCT, upsampling has become the major bottleneck, taking up over 60% of the total time, as this is basically just data copying. My goal is to decode a 640x480 4:2:0 file in 100ms, though I think this isn't a realistic goal unless I use a full hardware JPG decoder http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/tongue.gif (it's around 550ms now) I wonder if it's useful to use SDRAM, as currently I use the Async SRAM on a Nios development kit/Cyclone edition.