Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

JPEG core with NiosII

Hi Every body i am working on project : JPEG core on FPGA Probably i will use NiosII development kit with STRATIX board and i will iterface the JPEG core with the NiosII as a new component so i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

Here is a good place to start reading: http://www.altera.com/literature/quartus2/lit-qts-sopc.jsp (http://www.altera.com/literature/quartus2/lit-qts-sopc.jsp)

You will want to pay attention to the documents about component editor, developing components, and the Avalon memory mapped interface specification.

What you are attempting is feasible. I don't know anything about your JPEG core but if it is high performance be sure to stuff data into it using a direct memory access (DMA) engine.

I hope that helps get you started