Altera_ForumHonored Contributor15 years agoIORD IOWR macros vs. memory access to peripherals What is the point of the IORD and IOWR macros? I can access my custom Avalon peripherals using them, but it seems like I can't access them like the following: volatile alt_u32 *DEV_PTR = DEV_...Show More
Altera_ForumHonored Contributor15 years agoSounds to me like the bus cycle isn't being terminated by your slave.
Recent DiscussionsLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProSolvedNeed a way to make firmware upgradeNios IDE CPU DetectionFPGA Community EnqueriesMultiple NIOS V ImplementationSolved