IORD_16DIRECT causes 2 reads on a 16-bit data bus

A 16-bit write quite rightly performs a single write cycle. A 16-bit read performs two reads, with the next (word) address being read on the second cycle. Why? Simplification of the bus arbit...