Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Introductions

Greetings --

The subject says it all.

Hello, my name is David, and... and... and I am an FPGA user.

I can't help it, I just do.

I'm on the Nios team here at Altera, and I'll be dropping in from time

to time to attempt to be helpful.

Also, I wanted to be the first to post here.

Carry on. -- dvb

13 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hello all!

    I've been an Altera NIOS designer since it came out. My small consulting business has done well with the whole Altera line.

    And yes... Quartus ROCKS & MaxPlus Sucks. Sorry, I just had to say it.

    Michael L. Hasenfratz

    Hasenfratz & Associates

    I speak only for myself.

    My company does enough on it's own.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi everybody, new NIOS user from Chicago here.

    Some experience with Cyclone FPGA but no with NIOS - just started to learn about it.

    I have many years of software experience but now I am more a hardware kinda guy.

    Mostly in digital/FPGA arena.

    Greetings to all. http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/biggrin.gif
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hello!

    I&#39;m an old-time Altera user from way back; I started with the EPM5000 series parts and MaxPlus II 2.something way back in 1992. Moved to MAX7000s, then wrote software for a few years, then got back into the saddle with Quartus on an Apex 20KE a couple years ago, and now I&#39;m on Cyclones. It&#39;s been a ride. My projects are defense-related, so please understand that I have to be vague at times...

    I&#39;ve used AHDL for all that up until a couple months ago when I learned Verilog. VHDL left a bad taste in my mouth back when I used it in school, so any suggestion that I dump Verilog for VHDL will be met with hearty laughter and a slap on the back. Now I&#39;m just waiting for Altera to finish supporting Verilog 2001; the lack of support for multidimensional arrays and vectors of modules kinda cripples my preferred (heavily-parameterized) coding style...

    Right now, I&#39;m waiting for my Nios II update. They say a Nios II/e will take about 20% of my EP1C3; the Nios-16 I have in there now takes 50% (granted, that includes peripherals, but still...). I&#39;ll believe it when I see it, of course.

    And thanks for Nios. It was well worth the look on my coworker&#39;s face when I told him that I smashed a couple PWM generators, ADC controllers, DDR serial controllers, FIFOs, and the microcontroller that runs the show into the aforementioned Cyclone and still had room left...

    Have fun!