Altera_ForumHonored Contributor16 years agointerrupt problem of custom component HI,everyone! I have write a custom component use VHDL which has 2 interrupt sender signal.but component editor of the SOPC Builder warning me that a custom component can only generate 1 inter...Show More
Altera_ForumHonored Contributor16 years agodefine 2 components and link them with a 'private' signal.
Recent DiscussionsNios IDE CPU DetectionLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProSolvedNeed a way to make firmware upgradeFPGA Community EnqueriesMultiple NIOS V ImplementationSolved