Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Interfacing of Nios-II and Triple Speed Ethernet in Qsys in MII Mode

Hi, In our design we migrate communication to ethernet port. We have Cyclone-IV (E) EP4CE55F484 FPGA with DP83848C Ethernet PHY. We try to interfacing Ethernet PHY with Nios-II. We are using...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

It is the same and the same setup should work with a small 10/100 mac. The connection between the TSE and the DMA are standard Avalon Stream interfaces, and don't depend on the actual Ethernet protocol. The only things you must set in the TSE are to define the interfaces as 32 bits, have fifos and align the packet headers on 32 bits (this is actually a requirement for the Interniche drivers).