Altera_ForumHonored Contributor21 years agoInterface to User Logic and DMA... Hi All, I've got a situation where the IUL and/or DMA components don't fit well. My chip (a USB controller) requires substancially different timing for Read and Write. Additionall...Show More
Altera_ForumHonored Contributor21 years agoDid this solve the problem? If not tell us and we'll see if we can figure something out.
Recent DiscussionsNiosV and juart-terminalNIOS does not start after SW download (timing issue?)DK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsAshling RISC Free IDE fails to download ELF fileAshling IDE scripted project creation