Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Interacting with NIOS II Processor

Hi there, If a Nios II processor needs to control the rest of FPGA logic through a set of registers and also monitor the status through another set of registers, what is the preferrable way of ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

2. you can create an sopc component that just connects to avalon and holds only those control registers and status registers, but all signals go out of your sopc module to top level and you do those connections there.

--- Quote End ---

Hi MSchmitt,

I have implemented the second method in your post. It looks pretty good from here. But you mentioned that "both methods have their postive and negative sides", could you please elaborate on the downside of method 2 a little bit more? Thanks!

Another question I have on this custom component is the interrupt handling mechanism. In my module I created a register to allow a Nios II processor enabling/clearing the interrupt through avalon slave interface, and I can see in the future I may have to create a interrupt vector register to show which event(s) trigger(s) the interrupt. I am wondering if there is a IP available already for handling these type of operations.

Thanks,

Hua