Altera_ForumHonored Contributor16 years agoInteracting with NIOS II Processor Hi there, If a Nios II processor needs to control the rest of FPGA logic through a set of registers and also monitor the status through another set of registers, what is the preferrable way of ...Show More
Altera_ForumHonored Contributor16 years agoIn my opinion, the fast way is to read sopc_ip. C:\Altera\91\ip\altera\sopc_builder_ip
Recent DiscussionsJTAG_UART stuck in printfNIOS SDK SBOM/FOSS infoNiosV µC/OS-IIRecommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"