Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

Instantiating on-chip memory in logic

I am designing a Nios II CPU and trying ot see how much tightly coupled memory I can use. I am using a Cyclone 1C12. I tried 24 KBytes of tightly coupled Instruction memory and 4 KBytes of tightly co...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

The 1C12 has 52 M4K memory. Each M4K is 0.5K. The Nios2 core will take 2-4 M4K, more with cached. So you can have only around 20K onchip memory.