Forum Discussion
1 Reply
- Altera_Forum
Honored Contributor
hmmm... maybe only onchip ram? or tightly coupled memories'
PJ
I am trying to create a instatiation of the NIOS II processor in a Cyclone 1c12 chip. Is it possible to instantiate a design with only cache ?
hmmm... maybe only onchip ram? or tightly coupled memories'
PJ