Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Image Select Capability?

We want to implement "Image Select Capability" from Flash in "CPLD Config contrller " of custom Nios board. We have learnt the idea from P16 of AN346.pdf -- Using the Nios Development Board Con...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

for 4 : The original CPLD config controller is writted by AHDL,and I don't know much about the AHDL.

More Questions:

5. JTAG pins: should all 4 pins:TDI,TDO,TMS,TCK be pulled-up or pull down 10 kohm resistor? Cause I find Twister board's solution is YES while Altera Nios cyclone board is No ( TDO isn't pulled anything)

6. PS pins: nSTATUS and nCONF_DONE are IO pins in FPGA. But we find they just are outports in PS mode from FPGA. Could we just design them as inports in CPLD side?